

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
19 December 2002 (19.12.2002)

PCT

(10) International Publication Number
WO 02/101832 A2

(51) International Patent Classification?: H01L 27/146

(21) International Application Number: PCT/EP02/05980

(22) International Filing Date: 31 May 2002 (31.05.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
01202211.7 8 June 2001 (08.06.2001) EP(71) Applicant (for all designated States except US): EM
MICROELECTRONIC-MARIN SA [CH/CH]; Rue des
Sors 3, CH-2074 Marin (CH).

(72) Inventors; and


(75) Inventors/Applicants (for US only): DOERING, Elko
[DE/CH]; Alte Bielstrasse 3, CH-2572 Mörigen (CH).
GRUPP, Joachim [DE/CH]; Chemin des Briseaux 33,
CH-2073 Enges (CH).(74) Agent: ICB; Ingénieurs Conseils en Brevet S.A., Rue des
Sors 7, CH-2074 Marin (CH).(81) Designated States (national): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG,
SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ,
VN, YU, ZA, ZM, ZW.(84) Designated States (regional): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR,
GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent
(BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR,
NE, SN, TD, TG).

Published:

— without international search report and to be republished
upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: CMOS IMAGE SENSOR AND METHOD FOR OPERATING A CMOS IMAGE SENSOR WITH INCREASED DYNAMIC RANGE



WO 02/101832 A2

(57) Abstract: There is disclosed a CMOS technology image sensor and a method for operating such an image sensor. This sensor includes a plurality of pixels (50) each including a photo-sensor element (PD) producing charge carriers in proportion to its illumination and storage means (C1) capable of being coupled and uncoupled from the photo-sensor element at a determined instant in order to store, on a memory node (B) of the pixel, a measuring signal representative of the charge carriers produced by said photo-sensor element during an exposure phase. Each pixel includes at least one MOS transistor (M1; M3) connected in series via its drain or source terminals to the photo-sensor element, and the transistor is configured such that it operates at least partially in weak inversion so that, during the exposure phase, the pixel has a logarithmic response for illumination levels higher than a determined illumination level. This at least partially logarithmic response enables the pixel dynamic range to be increased.

CMOS IMAGE SENSOR AND METHOD FOR OPERATING
A CMOS IMAGE SENSOR WITH INCREASED DYNAMIC RANGE

The present invention generally concerns an integrated image sensor and a method for operating such an integrated image sensor. More particularly, the present invention concerns an integrated image sensor in CMOS technology with increased dynamic. Such CMOS image sensors are particularly intended for making integrated photographic and video devices.

Owing to current integration technology, it is possible to make an operational image capturing device in integrated form. Such an integrated image capturing device incorporates, on the same chip, a photo-sensor component formed of a set of photo-sensor elements typically organised in the form of a matrix, and a processing component for assuring the operations of capturing images and reading the data captured by the photo-sensor component.

Traditionally, integrated image capturing devices rely on charge transfer techniques. According to these techniques, photo-generated charges are collected and transferred in a determined manner. The most common charge transfer techniques use CCD (charge-coupled device) components or CID (charge injection device) components. Although these devices utilising these components have found numerous commercial applications, they nonetheless have serious drawbacks. In particular, these components rely on non-standard manufacturing techniques, which are, in particular, incompatible with standard CMOS manufacturing processes. Such components are thus obstacles, in terms of costs and manufacturing ease, to the total integration of image sensors.

As a complement to the aforementioned techniques, a concept has been developed around the use of p-n semiconductor junctions as photo-sensor elements, these junctions being commonly called photodiodes. The essential advantage of such elements is their perfect compatibility with standard CMOS manufacturing processes. Solutions relying on photodiodes as photo-sensor elements are known from the prior art, in particular from the document "A Random Access Photodiode Array for Intelligent Image Capture" by Orly Yadid-Pecht, Ran Ginosar and Yosi Shacham Diamand, IEEE Transactions On Electron Devices, Vol. 38, no. 8, August 1991, pp. 1772-1780, incorporated by reference herein.

This document thus discloses an integrated image sensor in CMOS technology in the form of a single chip. The architecture of the sensor, which is similar to that of RAM memories, is illustrated in Figure 1. This sensor, generally indicated by the reference numeral 1, includes a matrix 10 of pixels arranged in M lines and N columns. This matrix 10 occupies most of the surface of the sensor. A particular pixel

of matrix 10 is read by addressing the corresponding line and column. For this purpose the sensor further includes a line addressing circuit 20 coupled to the lines of matrix 10 and an output bus 30 coupled to the columns of matrix 10, both controlled by a control circuit 40.

5 Each pixel of matrix 10 has a structure conforming to the illustration of Figure 2a. The pixel, indicated generally by the reference numeral 50 in figure 2a, includes a photo-sensor element PD, a first stage A1, storage means C1 and a second stage A2. The photo-sensor element PD is formed of a reverse biased photodiode which typically operates by collecting the electrons photo-generated during a so-called 10 integration period. First stage A1 is a sample and hold type circuit for sampling, at a determined time, the voltage value present across the terminals of photodiode PD. This sampled value is stored on storage means C1 which is typically formed of a capacitor. It will be noted that the voltage value stored on capacitor C1 depends on the transfer function of first stage A1 and in particular on the ratio between the value 15 of the capacitance of photodiode PD and the capacitance of storage means C1. Second stage A2 enables the sampled voltage stored on storage means C1 to be read. The structure schematically described in Figure 2a advantageously allows separation of the detection and reading processes.

The general structure of the pixel illustrated in Figure 2a thus enables an 20 electronic shutter function to be achieved, simultaneously allowing all the pixels of the sensor to be exposed and the signal representing this exposure to be stored in each pixel, for subsequent reading. By means of this structure, one can thus make an image sensor capable of taking snap-shots of a scene, i.e. a sensor perfectly suited to capturing images of objects which are moving with respect to the sensor.

25 Various embodiments are envisaged and presented in the aforementioned prior art document. Figure 2b shows, in particular, one of these embodiments wherein pixel 50 includes reverse biased photodiode PD and five n-MOS type transistors M1 to M5. Each pixel 50 includes a memory node, designated B, formed of a capacitor (capacitance C1) and protected from the light, for example by a metal protective layer.

30 According to the aforementioned article, the pixel operates in an integration mode and transistor M1 initialises photodiode PD at a determined voltage before each integration period. Transistor M2 samples the charge accumulated by photodiode PD and stores the signal thereby sampled at the memory node B. Transistor M2 also ensures isolation or uncoupling of photodiode PD and memory node B. Transistor M3 initialises, in particular, memory node B at a determined voltage. Transistor M4 is a source follower transistor and transistor M5 is a line selection transistor and, during 35 the read process, transfers voltage from transistor M4 to an output bus common to all

the pixels in a column. The signals applied to this structure include a high supply voltage V_{DD} and a low supply voltage V_{SS} forming ground, a first initialisation signal T_1 , a coupling signal SH , a second initialisation signal RST , and a line selection signal $RSEL$.

5 A first terminal of photodiode PD is connected to ground V_{SS} and the other terminal is connected to the source terminals of transistors $M1$ and $M2$ whose gate terminals are respectively controlled by signals T_1 and SH . The connection node between photodiode PD and the source terminals of transistors $M1$ and $M2$ will be designated by the reference A in the following description. The drain terminals of
10 transistors $M1$, $M3$ and $M4$ are connected to the high supply voltage VDD . The second initialisation signal RST is applied to the gate terminal of transistor $M3$. The source terminal of transistor $M3$, the drain terminal of transistor $M2$ and the gate terminal of transistor $M4$ are together connected to memory node B of the pixel. The source terminal of transistor $M4$ is connected, via line selection transistor $M5$, to the output
15 bus common to all the pixels in a column. The line selection signal $RSEL$ is applied to the gate terminal of transistor $M5$.

It will be noted that most of the CMOS image sensors adopt a rolling shutter technique, i.e. exposure is effected line after line. Such non-simultaneous exposure inevitably leads to image distortion, in particular when a moving image is captured.

20 The structure of the pixel illustrated in Figures 2a and 2b is typically operated in accordance with an integration mode, i.e. the photo-sensor elements are all first of all initialised at a determined voltage and then subjected to illumination during a determined period of time, the charges produced by the photo-sensor elements being accumulated or integrated during this period. According to this operating mode, the
25 pixel response can be termed linear. One drawback of this operating mode lies in the fact that the pixel dynamic range is reduced.

Numerous applications require wide dynamic range image sensors. In order to increase the dynamic range of an image sensor, using sensors including pixels with a logarithmic type response is already known. Figure 3 shows a diagram of such a pixel
30 arranged to have a logarithmic response. This pixel, globally indicated by the reference numeral 50, includes a reverse biased photodiode PD , and a first and second n-MOS type transistor $Q1$ and $Q2$. A first terminal of photodiode PD is connected to ground V_{SS} and its other terminal is connected to the source terminal of transistor $Q1$. The gate and drain terminals of transistor $Q1$ are together connected to a supply potential VDD . In this configuration, a low intensity current (of the order of fA to nA), generated by photodiode PD passes through transistor $Q1$, which is connected as a resistor, and consequently operates in weak inversion or subthreshold
35

conduction. The voltage V_{os} at the terminals of photodiode PD, at the connection node between photodiode PD and transistor Q1, consequently has logarithmic dependence with respect to the current generated via the effect of illumination. Transistor Q2 forms a pixel read stage (similar to transistor M4 of Figure 2b) and its 5 gate terminal is connected to the connection node between photodiode PD and transistor Q1.

The configuration illustrated in Figure 3 is called a continuous conversion configuration, i.e. the voltage V_{os} , which is a logarithmic function of the current generated by photodiode PD, is directly converted and is representative of the pixel 10 illumination. Unlike the linear response pixel structures, the charges produced by the photo-sensor element are not "integrated" during a so-called integration or period or exposure of determined duration.

One problem of the configuration illustrated in Figure 3 lies in the fact that the voltage variation produced as a function of illumination tends to be relatively low (of 15 the order of several hundreds of mV). This makes the use of such a pixel difficult for implementing a sensor with a high signal over noise ratio, in particular for reduced illumination levels. Further, the response time of this type of pixel becomes very long for low illuminations where the photo-generated current is low.

Thus the document entitled "Wide-Dynamic-Range Pixel With Combined 20 Linear and Logarithmic Response and Increased Signal Swing", Eric C. Fox et al., Sensors and Camera Systems for Scientific, Industrial and Digital Photography Applications, Proceedings of SPIE Vol. 3965 (2000), pp. 4-10, has also proposed a pixel structure having a combined linear-logarithmic response. A diagram of this pixel is shown in Figure 4.

Unlike the pixel of Figure 3, this pixel further includes a third transistor Q3 connected via its source terminal to the connection node between photodiode PD and first transistor Q1 and, via its drain terminal, to a so-called initialisation or reset potential V_{BIAS} . The conduction state of transistor Q3 is controlled by the signal Φ_{RST} applied to its gate terminal. The initialisation potential V_{BIAS} is higher than supply 30 voltage V_{DD} so that when signal Φ_{RST} is at the high logic state, the voltage V_{os} at the terminals of photodiode PD is brought to a voltage such that the gate-source voltage of transistor Q1 is less than the voltage necessary to allow subthreshold conduction of transistor Q1.

As soon as signal Φ_{RST} is returned to a low logic level, voltage V_{os} decreases 35 linearly via the effect of illumination until the gate-source voltage of transistor Q1 reaches a level such that the transistor operates in weak inversion. Beyond this level,

the pixel response becomes logarithmic in a similar way to that mentioned already with reference to Figure 3.

Like the structure illustrated in Figure 3, the voltage VOS at the terminals of photodiode PD is directly applied to the input of the read stage. It is thus not possible 5 to use these structures directly to make an electronic shutter image sensor suitable for taking snap-shots.

One object of the present invention is thus to propose a method for operating an electronic shutter image sensor of the aforementioned type having a pixel structure according to the illustrations of Figures 2a and 2b with increased dynamic range.

10 In order to answer this object, the present invention concerns a method for operating a CMOS image sensor the features of which are listed in claim 1.

The present invention also concerns a CMOS image sensor whose features are listed in the independent claim 15.

15 Advantageous embodiments of the present invention form the subject of the dependent claims.

According to certain particular embodiments of the invention, there is thus proposed an image sensor and various methods for operating such an electronic shutter image sensor such that each pixel has a combined linear-logarithmic response.

20 According to another particularly advantageous embodiment, there is proposed an image sensor and a method for operating such an electronic shutter image sensor such that each pixel has a combined linear-logarithmic response and increased sensitivity.

25 An advantage of the present invention lies in the fact that the dynamic range of such an electronic shutter image sensor, in particular, utilising a pixel structure like the structure illustrated in Figure 2b, is increased.

Other features and advantages of the present invention will appear more clearly upon reading the following detailed description, made with reference to the annexed drawings, which are given by way of non-limiting example and in which:

30 - Figure 1, which has already been presented, illustrates schematically the conventional architecture of a CMOS image sensor;

- Figures 2a and 2b, which have already been presented, illustrate respectively a basic diagram and a detailed diagram of a known pixel structure of the CMOS image sensor of Figure 1;

35 - Figure 3, which has already been presented, shows a detailed diagram of a known logarithmic response pixel structure;

- Figure 4, which has already been presented, shows a detailed diagram of a known combined linear-logarithmic response pixel structure;
- Figures 5a to 5c shows diagrams illustrating first, second and third variants of the method according to the invention for operating the structure of Figure 2b such
- 5 that it has, in addition to the electronic shutter function, a logarithmic type response;
- Figures 6a and 6b show diagrams illustrating fourth and fifth variants of the method according to the invention for operating the structure of Figure 2b such that it has, in addition to the electronic shutter function, a combined linear-logarithmic response;
- 10 - Figures 7a and 7b illustrate first and second variants of the pixel structure of Figure 2b able to be operated such that they have a combined linear-logarithmic response;
- Figures 8a and 8b show diagrams illustrating sixth and seventh variants of the method according to the invention respectively for operating the pixel structures of
- 15 Figures 7a and 7b such that they have a combined linear-logarithmic response;
- Figure 9a shows a diagram illustrating an eighth particularly advantageous variant of the method according to the invention for operating the structure of Figure 2b such that it has, in addition to the electronic shutter function, a combined linear-logarithmic response and increased sensitivity; and
- 20 - Figure 9b shows the potential levels generated by the voltages applied to the gates of the transistors of the structure of Figure 2b operated in accordance with the eighth variant illustrated in Figure 9a.

Various variants of the method according to the invention for operating pixel 50 of Figure 2b such that it has a logarithmic response for illumination levels higher than

25 a determined illumination level, will now be described with reference to the Figures.

It will be understood that the various variants of the method according to the present invention are not limited to operating a structure like the structure illustrated in Figure 2b, but can also be applied in a similar manner to any type of structure which schematically takes the form of the structure of Figure 2a, i.e. a structure including a

30 photo-sensor element and storage means capable of being coupled to the photo-sensor element at a determined instant in order to produce and store a measuring signal representative of the charge carriers produced by the photo-sensor elements during exposure, this structure having at least one MOS transistor connected (directly or indirectly) via its drain or source terminal to the photo-sensor element. The

35 structure of Figure 2b nonetheless constitutes a simple and particularly advantageous structure. In this regard, it will be noted that transistor M1 or transistor M3 can be configured to operate in weak inversion mode, transistor M1 being directly connected

to photodiode PD whereas transistor M3 is connected to photodiode PD via coupling transistor M2. It will be seen that this possibility of using transistor M1 or M3 independently assures great flexibility of use.

Figure 5a thus shows a temporal diagram of the evolution of control signals TI, 5 SH and RST applied respectively to transistors M1, M2 and M3 of the pixel structure of Figure 2b illustrating a first variant of the method according to the invention.

According to this first variant, transistor M1 is connected in a resistor configuration, the gate terminal of this transistor M1 being continuously connected to supply voltage V_{DD}. The signal TI is thus kept at a voltage value applied to the drain of transistor M1. 10 According to this first variant, the coupling signal SH is held at the high logic state so as to couple memory node B to the source terminal of transistor M1 (node A) during exposure. The voltage present at memory node B is thus representative of the voltage present at node A at the terminals of photodiode PD. The signal RST applied to the 15 gate of transistor M3 is held here continuously at a low logic level so as to make transistor M3 non-conductive and thus uncouple memory node B from supply voltage V_{DD}.

During exposure, the pixel thus behaves in a similar manner to the structure illustrated in Figure 3, i.e. transistor M1 behaves like a high impedance resistor through which the current generated by photodiode PD passes. Since the generated 20 current is of the order of fA to nA, transistor M1 operates in weak inversion mode the response of the pixel is thus also logarithmic.

Exposure is extended until the stage (instant t1) when the signal SH is brought to a low level thus uncoupling memory node B from photodiode PD, the measuring signal then being stored on storage capacitor C1. The read operation can then be 25 undertaken by means of transistors M4 and M5. A new exposure phase begins by signal SH passing again to its high level (instant t2).

Figure 5b shows a temporal diagram of the evolution of control signals TI, SH and RST applied to the pixel structure of Figure 2b illustrating a second variant of the method according to the invention for operating the pixel such that it has a logarithmic 30 response. According to this second variant, transistor M1 is also connected in a resistor configuration, the gate terminal of transistor M1 being connected to supply voltage V_{DD}. Signal TI is thus held continuously at the voltage value applied to the drain of transistor M1. Coupling signal SH is held here at the low logic state so as to uncouple memory node B from the source terminal of transistor M1 (node A) during 35 exposure. As illustrated in the diagram of Figure 5b, signal SH is briefly pulsed at the high logic state (instants t3 to t4) so as to sample and store the measuring signal on memory node B. Before signal SH passes to the high state, signal RST applied to

transistor M3 is also briefly pulsed at the high logic state (instants t1 to t2) so as to initialise memory node B at a determined initialisation voltage.

Unlike the variant illustrated in Figure 5a, the read operation according to this second variant can be undertaken in parallel to a subsequent exposure, as soon as 5 the memory signal has been stored on memory node B.

Figure 5c shows a temporal diagram of the evolution of control signals T1, SH and RST applied to the pixel structure of Figure 2b illustrating a third variant of the method according to the invention also for operating the pixel such that it has a logarithmic response. According to this third variant, and unlike the preceding variants, 10 transistor M3 is connected in a resistor configuration during exposure, the gate terminal of transistor M3 being connected to supply voltage V_{DD} . Signal RST is thus kept, during the exposure phase, at the voltage value applied to the drain of transistor M3. Coupling signal SH is kept at the high logic state so as to couple memory node B to the source terminal of transistor M1 (node A) during exposure. Signal T1 is kept at 15 the low logic level during exposure.

The exposure is extended until instant t1 when coupling signal SH and signal RST are brought to a low level in order to isolate memory node B and store the measuring signal on this node. Ideally, signals SH and RST should be simultaneously brought to the low level at instant t1. Given that the simultaneous switching of 20 transistors M2 and M3 is difficult to achieve in practice, signal RST will preferably be made to pass first of all to the low level followed by signal SH. This would induce a slight offset at the measuring signal present on memory node B which could be considered and tolerated during reading.

Moreover, signal T1 applied to the gate terminal of transistor M1 should 25 preferably be made to pass to a high level as soon as the measuring signal has been stored on memory node B (instant t2 in Figure 5c). In fact, since photodiode PD is uncoupled, it continues to produce charge carriers which could disturb the signal present on memory node B. Operated in this way, transistor M1 thus allows the charge carriers produced by photodiode PD to be drained.

From instant t2, the read operation can be undertaken by means of transistors 30 M4 and M5. At the end of the read operation, signal T1 is returned to its low level (instant t3) then signals SH and RST are returned to the preceding levels for the next exposure.

The variants, which will now be presented with reference to Figures 6a and 6b, 35 constitute advantageous variants enabling the structure illustrated in Figure 2b to be operated such that it has a combined linear-logarithmic response.

Figure 6a thus presents a fourth variant of the method according to the present invention according to which transistor M1 is configured such that it operates at least partially in weak inversion so that, during the exposure phase of the photo-sensor element, the pixel has a logarithmic response for illumination levels higher than a 5 determined illumination level.

As illustrated in the diagram of Figure 6a, the signal TI applied to the gate terminal of transistor M1 is switched between a first analog level, designated V_1 , higher than supply voltage V_{DD} plus the threshold voltage, designated V_{TH} , of transistor M1, and a second analog level, designated V_2 , lower than or equal to supply 10 voltage V_{DD} but higher than threshold voltage V_{TH} of transistor M1. The first analog level V_1 is applied during an initialisation phase forcing the voltage at the terminals of photodiode PD to voltage V_{DD} . The second analog level V_2 is applied for a determined period ΔT (instants t1 to t5) during the exposure phase. According to this variant, pixel 15 nodes A and B are uncoupled during the exposure phase (and during the initialisation phase); signal SH being thus kept at a low logic level. This signal SH is briefly pulsed at a high level at the end of the exposure phase (instants t4 to t5) in order to sample and store the measuring signal on memory node B. Before the passage of signal SH to the high state, signal RST which is applied to transistor M3 is also briefly pulsed at the high logic state (instants t2 to t3) so as to initialise memory node B at a 20 determined initialisation voltage. The read operation is undertaken in parallel with a subsequent exposure, as soon as the measuring signal has been stored on memory node B.

According to this fourth variant of the invention, as soon as the signal TI is brought from its first to its second analog state (instant t1), photodiode PD is first of all 25 released from its initialisation voltage V_{DD} . At this instant, the gate-source voltage of transistor M1 is such that the transistor is not conductive. The pixel response is thus of the linear type and voltage V_{os} at the terminals of photodiode PD decreases linearly with a slope dependent upon the pixel illumination. If the illumination is such that voltage V_{os} decreases and becomes lower than the voltage applied to the gate 30 terminal of transistor M1, namely second analog level V_2 of signal TI, transistor M1 enters weak inversion mode and the pixel response thus becomes of the logarithmic type. In a way, a signal compression operation is performed on the pixel.

Figure 6b shows a fifth variant of the method according to the present invention, similar to the variant illustrated in Figure 6a but according to which 35 transistor M3 is configured such that it operates at least partially in weak inversion so that, during the photo-sensor exposure phase, the pixel has a logarithmic response for illumination levels higher than a determined illumination level.

As illustrated in the diagram of Figure 6b, the two analog levels V_1 and V_2 are applied to the gate terminal of transistor M3 respectively during an initialisation phase and during an exposure phase for a determined period of time Δt (instants t1 to t2).

According to this variant, pixel nodes A and B are coupled during the exposure phase, 5 signal SH being thus kept at a high logic level during this phase. This signal SH is brought to a low logic level (as is signal RST) at the end of the exposure phase (instants t2 to t5) in order to isolate memory node B and to store the measuring signal on memory node B.

Moreover, signal TI applied to the gate terminal of transistor M1 is preferably 10 brought to a high level (at least higher than the voltage applied to the gate of transistor M2) as soon as the measuring signal has been stored on memory node B (instant t3 in Figure 6b) allowing drainage, via transistor M1, of the charge carriers produced by photodiode PD.

From instant t3, the read operation can be undertaken by means of transistors 15 M4 and M5. At the end of the read operation, signal TI is returned to its low level (instant t4) then signals SH and RST are returned to the preceding levels for the next exposure as illustrated.

In a similar way to the variant of Figure 6a, according to this fifth variant of the invention, as soon as signal RST is brought from its first to its second analog level 20 (instant t1), photodiode PD is first of all released from its initialisation voltage substantially equal to V_{DD} . At this instant, the gate-source voltage of transistor M3 is such that the transistor is not conductive. The pixel response is thus of the linear type and voltage V_{OS} at the terminals of photodiode PD decreases linearly with a slope dependent upon the pixel illumination, the voltage present on memory node B being 25 representative of voltage V_{OS} . If the illumination is such that the voltage at memory node B decreases and becomes lower than the voltage applied to the gate terminal of transistor M3, namely the second analog level V_2 of signal RST, transistor M3 enters a weak inversion mode and the pixel response then becomes of the logarithmic type, a signal compression operation is thus performed on the pixel.

30 A variant of the principles of Figures 6a and 6b can consist in not switching the voltage applied to the gate terminal of transistor M1 or M3, but in switching the voltage applied to the drain of said transistors. Figures 7a and 7b thus illustrate first and second variants of the pixel structure of Figure 2b able to be operated such that they have a combined linear-logarithmic response.

35 The structure of Figure 7a differs in particular from the structure of Figure 2b in that the drain terminal of transistor M3 is connected to a supply potential V_{BIAS} higher than supply potential V_{DD} . The structure of Figure 7b differs from the structure of

Figure 2b in particular in that the drain terminal of transistor M1 is connected to supply potential V_{BIAS} .

The diagram of Figure 8a illustrates the evolution of signals T1, SH and RST applied to the pixel structure of Figure 7a. In a similar way to the variant of Figure 5a, 5 transistor M1 is continuously connected in a resistor configuration, the gate terminal of this transistor M1 being connected to supply voltage V_{DD} . During a first initialisation phase (until instant t1), signal RST is brought to its high logic level so as to apply a determined initialisation voltage higher than supply voltage V_{DD} to the source terminal of transistor M1. During this initialisation stage, and during the pixel exposure phase, 10 signal SH is held at a high logic level so as to couple pixel nodes A and B. Nodes A and B are thus both initialised by means of transistor M3.

The exposure phase begins by the passage of signal RST to the low logic level (instant t1) and continues until the moment (instant t2) when signal SH is brought to a low logic level in order to insulate memory node B and thus store the measuring signal 15 on memory node B. During this exposure step, the pixel has a linear response as a function of the illumination and, as soon voltage V_{os} at the terminals of photodiode PD becomes lower than the gate voltage of transistor M1 (namely voltage V_{DD}), transistor M1 enters weak inversion mode and the pixel then has a logarithmic response.

At instant t2, the measuring signal is thus stored on memory node B and the 20 read process can then begin using transistors M4 and M5. In this case, the charge carriers produced by photodiode PD are drained via transistor M1, voltage V_{os} being held at its equilibrium level defined by the current generated by photodiode PD.

At the end of the read process (instant t3), signal SH is returned to its 25 preceding high logic level, followed (instant t4) by initialisation signal RST. The whole process is then repeated for the next acquisition.

The diagram of Figure 8b illustrates the evolution of signals T1, SH and RST applied to the pixel structure of Figure 7b. In a similar way to the variant of Figure 5c, transistor M3 is connected in a resistor configuration during the exposure phase, the gate terminal of transistor M3 being connected to supply voltage V_{DD} . During a first 30 initialisation phase (until instant t1), signal T1 is brought to its high logic level so as to apply, to the source terminal of transistor M3 (at memory node B), a determined initialisation voltage higher than supply voltage V_{DD} . During this initialisation step, signal SH is kept at a high logic level so as to couple nodes A and B. Nodes A and B are thus both initialised by means of transistor M1.

35 The exposure phase begins by signal T1 passing to the low logic level (instant t1) and continues until the moment (instant t2) when signals SH and RST are brought to a low logic level in order to isolate memory node B and thus store the measuring

signal on memory node B. During this exposure step, the pixel has a linear response as a function of illumination and, as soon as the voltage of memory node B becomes lower than the gate voltage of transistor M3 (namely voltage V_{DD}), the transistor enters weak inversion mode and the pixel then has a logarithmic response.

5 At instant t_2 , the measuring signal is thus stored on memory node B and the read process can then begin using transistors M4 and M5. Preferably, as soon as the measuring signal is stored on memory node B, it is advantageous to return signal TI to the high logic level (instant t_3) in order to drain the charge carriers, which are continuously produced by photodiode PD via transistor M1.

10 At the end of the read process (instant t_4), signals SH and RST are returned to their preceding level and the whole process is repeated for the next acquisition.

A particularly advantageous variant of the method according to the present invention will now be described with reference to Figures 9a and 9b. In addition to the electronic shutter function and the increased pixel dynamic range, this variant also 15 allows the sensitivity of the pixel to be increased.

To a certain extent, this variant is similar to the variant illustrated in Figure 6b, the only difference being that transistor M2 is no longer operated as a switch in order to couple and uncouple pixel nodes A and B. According to this variant, signal SH is brought, preferably continuously, to an intermediate logic level designated V_{INT} , i.e. a 20 level located between the logic levels normally applied to switch transistor M2. As will be seen in detail hereinafter, this analogue level V_{INT} is selected to be lower than analog level V_2 applied to transistor M3 during exposure.

As regards the rest, signals TI and RST are operated in an essentially similar manner to the variant of Figure 6b, as illustrated in the diagram of Figure 9a. In a first 25 initialisation phase, signal RST is brought to its first analog level V_1 higher than supply voltage V_{DD} plus threshold voltage V_{TH} of transistor M3, signal TI being kept at the low logic state during this phase. Photodiode PD is initialised via transistor M3 and transistor M2 at a voltage substantially equal to the gate voltage of transistor M2, i.e. V_{INT} , less threshold voltage V_{TH} of transistor M2.

30 The exposure begins by signal RST passing (instant t_1) to its second analog level V_2 less than or equal to supply voltage V_{DD} but higher than threshold voltage V_{TH} . During exposure, signal TI is always kept at its low level. The charge carriers produced by photodiode PD are thus transferred entirely, during the exposure phase, to memory node B, provided that the potential of memory node B has not reached the 35 level of the potential barrier defined by transistor M2. Given that these charge carriers only "see" the capacitance of memory node B, they generate a more significant voltage variation. Via this mechanism, the pixel sensitivity is thus increased.

At instant t_2 , signal RST is brought to the low logic level in order to uncouple the memory node B from supply voltage V_{DD} and signal $T1$ is simultaneously brought to a high logic level (at least higher than the gate voltage applied to transistor $M2$) in order to interrupt the pixel exposure, or more exactly, the accumulation of charge
5 carriers produced by photodiode PD . When signal $T1$ is at the high level, the charge carriers produced by photodiode PD are drained via transistor $M1$ and the measuring signal is stored on memory node B . In a way, transistor $M1$ controlled by signal $T1$ plays the role here of shutter control similar to the function which was, until now, fulfilled by transistor $M2$.

10 It will be noted that one may perfectly well envisage switching signal SH applied to transistor $M2$ to a low logic level in order to uncouple nodes A and B in accordance with the foregoing. However, as already mentioned, it is preferable to switch transistor $M1$ so that the charge carriers produced by photodiode PD are drained via this transistor in order to avoid disturbing the measuring signal stored on
15 memory node B . According to the preferred variant illustrated, by controlling transistor $M1$ in this way, advantage is thereby taken of the potential barrier generated by voltage V_{INT} applied to the gate terminal of transistor $M2$ to perform the uncoupling.

20 The read operation is undertaken as soon as signal $T1$ is brought to the high logic level and is followed by signal $T1$ passing again to its low level again (instant t_3) then (instant t_4) signal RST passing to its first analog level V_1 again. The process is then repeated in accordance with the chronology listed hereinbefore.

Figure 9b illustrates schematically the level of the potentials defined by the voltages applied to the gate terminals of transistors $M1$, $M2$ and $M3$ during the initialisation, exposure and read phases.

25 Thus, during the initialisation phase ($0 < t < t_1$), nodes A and B are respectively initialised at voltages substantially equal to $V_{INT} - V_{TH}$ and V_{DD} . During the exposure phase ($t_1 < t < t_2$), the charge carriers produced by photodiode PD at node A are entirely transferred to memory node B and accumulate there. In a similar manner to that previously described, the pixel response is first of all linear then logarithmic if the
30 illumination is such that the voltage of memory node B decreases and becomes lower than the gate voltage of transistor $M3$, the latter then entering weak inversion mode. During the read phase ($t_2 < t < t_3$), the charge carriers produced by photodiode PD are drained via transistor $M1$ and the transfer of these charges to memory node B is interrupted, the memory node being also uncoupled from supply voltage V_{DD} by
35 transistor $M3$.

In the various variants which have been presented above, the read operation can be achieved in accordance with a technique known to those skilled in the art as

"Correlated Double Sampling" or CDS. According to this known technique, the read operation of each line is broken down into a first read phase of the voltage present on memory nodes B of the pixels in a line followed by a second read phase during which the memory nodes of the pixels in the line are reinitialised, normally by means of 5 transistor M3. A signal formed of the difference between the measured sampled voltage and the initialisation voltage of the memory node is then produced for each pixel. This technique allows fixed pattern noise to be removed, i.e. the noise present at each pixel of the sensor which is due to the slight differences in sensitivity which can exist between the pixels. Both the line selection signal RSEL and the second 10 initialisation signal RST are thus applied line by line during this read phase.

It should be noted that the variants presented utilise either transistor M1 or transistor M3 (designated the "first transistor" in the claims) to generate an at least partially logarithmic response. The other transistor, i.e. the transistor which is not operated in weak inversion mode, may not be necessary. Thus, the variant of Figure 15 5a does not necessarily require the presence of transistor M3. Likewise, transistor M1 in the variants of Figures 5c and 6b is not strictly necessary. The present invention can thus be applied to any type of pixel structure having a global architecture like that illustrated in Figure 2a and which includes at least one transistor connected, directly or indirectly, to the photo-sensor element, i.e. a transistor whose drain terminal is 20 connected to a determined voltage (for example supply voltage V_{DD}) and whose source terminal is connected either to node A of the pixel (a first terminal of coupling transistor M2) or to node B of the pixel (the second terminal of coupling transistor M2). The pixel structure of Figure 2b is however particularly advantageous since it offers great flexibility of use as is apparent from the various variants presented hereinbefore.

25 By way of improvement against the phenomenon of charge carrier diffusion in the substrate, it is preferable to use n-well type photodiodes i.e. photodiodes formed in n type wells. This structure has the advantage of forming a better obstacle to charge carrier diffusion than a photodiode structure conventionally formed, for example of a simple n type diffusion region.

30 Numerous modifications and/or improvements to the present invention can be envisaged without departing from the scope of the invention defined by the annexed claims. In particular, the pixel structure used by way of example to illustrate the process according to the present invention could in principle be achieved by means of a complementary p-MOS technology or, if required, include additional transistors. It 35 will be understood for example, that sampling transistor M2 essentially has the role of uncoupling the photodiode and the memory node of the pixel and that other arrangements may be provided to fulfil this function.

CLAIMS

1. Method for operating a CMOS image sensor including a plurality of pixels (50), each of said pixels (50) including a photo-sensor element (PD) producing charge carriers in proportion to its illumination and storage means (C1) capable of being coupled to and uncoupled from said photo-sensor element (PD) at a determined instant in order to store, on a memory node (B) of said pixel (50), a measuring signal representative of said charge carriers produced by said photo-sensor element (PD) during an exposure phase,
each pixel including at least one MOS transistor (M1; M3) connected in series via its drain or source terminals to said photo-sensor element (PD),
10 characterised in that said MOS transistor (M1; M3) is configured such that it operates at least partially in weak inversion so that, during said exposure phase of said photo-sensor element (PD), the pixel (50) has a logarithmic response for illumination levels higher than a determined illumination level.
2. Method according to claim 1, wherein each pixel (50) includes:
15 - a reverse biased photodiode (PD) forming said photo-sensor element;
- coupling means (M2) including first and second terminals for coupling and uncoupling said photodiode (PD) and said storage means (C1); and
- at least a first MOS transistor (M1) including gate, source and drain terminals, said photodiode (PD) being connected, on the one hand, to a first supply
20 voltage (V_{SS}) and, on the other hand, to the first terminal of said coupling means (M2) and to the source terminal of said first transistor (M1), the drain terminal of said first transistor (M1) being connected to a second supply voltage (V_{DD}), the second terminal of said coupling means (M2) being connected to said memory node (B) of the storage means (C1),
25 characterised in that said first transistor (M1) is configured to operate at least partially in weak inversion.
3. Method according to claim 2, characterised in that it includes the following steps:
 - a) an exposure step consisting in connecting said first transistor (M1) in a resistor configuration by connecting its gate terminal to said second supply voltage (V_{DD}), said photodiode (PD) and said storage means (C1) being coupled to each other by means of said coupling means (M2);
 - b) a storage step consisting in uncoupling said photodiode (PD) and said storage means (C1), said measuring signal then being stored on said memory node (B); and

c) a read step consisting in reading said measuring signal stored on said memory node (B).

4. Method according to claim 2, characterised in that it includes the following steps:

5 a) an exposure step consisting in connecting said first transistor (M1) in a resistor configuration by connecting its gate terminal to said second supply voltage (V_{DD}), said photodiode (PD) and said storage means (C1) being uncoupled from each other by means of said coupling means (M2);

10 b) a storage step consisting in briefly coupling said photodiode (PD) and said storage means (C1) via said coupling means (M2) in order to store said measuring signal on said memory node (B); and

c) a read step consisting in reading said measuring signal stored on said memory node (B).

5. Method according to claim 2, characterised in that it includes the following steps:

a) an initialisation step consisting in applying, to the gate terminal of said first transistor (M1), a voltage (V_1) higher than said second supply voltage (V_{DD}) plus the threshold voltage (V_{TH}) of said first transistor (M1), said photodiode (PD) and said storage means (C1) being uncoupled via said coupling means (M2);

20 b) an exposure step of determined duration (ΔT), consisting in applying to the gate terminal of said first transistor (M1) a voltage (V_2) lower than or equal to said second supply voltage (V_{DD}), but higher than said first supply voltage (V_{SS}) plus the threshold voltage (V_{TH}) of said first transistor (M1), said photodiode (PD) and said storage means (C1) being uncoupled;

25 c) a storage step consisting in briefly coupling said photodiode (PD) and said storage means (C1) via said coupling means (M2) in order to store said measuring signal on said memory node (B); and

d) a read step consisting in reading said measuring signal stored on said memory node (B).

30 6. Method according to claims 4 or 5, characterised in that each pixel (50) further includes a second MOS transistor (M3) including gate, source and drain terminals, the source and drain terminals of this second transistor (M3) being respectively connected to said memory node (B) and to said second supply voltage (V_{DD}),

35 and in that the storage step is preceded by an initialisation step consisting in initialising said memory node (B) at a determined initialisation voltage via said second transistor (M3).

7. Method according to claim 2, characterised in that each pixel (50) further includes a second MOS transistor (M3) including gate, source and drain terminals, the source and drain terminals of this second transistor (M3) being respectively connected to said memory node (B) and to a third supply voltage (V_{BIAS}) higher than said second supply voltage (V_{DD}),

and in that the said first transistor (M1) is connected in a resistor configuration by connecting its gate terminal to said second supply voltage (VDD), the method including the following steps:

- a) an initialisation step consisting in coupling said photodiode (PD) and said storage means (C1) via said coupling means (M2) and in making said second transistor (M3) conductive to initialise the source terminal of said first transistor (M1) at a determined initialisation voltage higher than said second supply voltage (V_{DD});
- b) an exposure step of determined duration (ΔT), consisting in making said second transistor (M3) non conductive and in keeping said photodiode (PD) and said storage means (C1) coupled;
- c) a storage step consisting in uncoupling said photodiode (PD) and said storage means (C1) and in keeping said second transistor (M3) in the non conductive state, said measuring signal then being stored on said memory node (B); and
- d) a read step consisting in reading said measuring signal stored on said memory node (B).

8. Method according to claim 1, wherein each pixel (50) includes:

- a reverse biased photodiode (PD) forming said photo-sensor element;
- coupling means (M2) including first and second terminals for coupling and uncoupling said photodiode (PD) and said storage means (C1); and
- at least a first MOS transistor (M3) including gate, source and drain terminals, said photodiode (PD) being connected, on the one hand, to a first supply voltage (V_{SS}) and, on the other hand, to the first terminal of said coupling means (M2), the drain terminal of said first transistor (M3) being connected to a second supply voltage (V_{DD}), the second terminal of said coupling means (M2) being connected to said memory node (B) of the storage means (C1) and to the source terminal of said first transistor (M3),

characterised in that said first transistor (M3) is configured to operate at least partially in weak inversion.

9. Method according to claim 8, characterised in that it includes the following steps:

- a) an exposure step consisting in connecting said first transistor (M3) in a resistor configuration by connecting its gate terminal to said second supply voltage

(V_{DD}), said photodiode (PD) and said storage means (C1) being uncoupled from each other by means of said coupling means (M2);

b) a storage step consisting in uncoupling said photodiode (PD) and said storage means (C1) and applying a voltage to the gate terminal of the first transistor 5 (M3) so that said transistor is non-conductive, said measuring signal then being stored on said memory node (B); and

c) a read step consisting in reading said measuring signal stored on said memory node (B).

10. Method according to claim 8, characterised in that it includes the following steps:

a) an initialisation step consisting in applying, to the gate terminal of said first transistor (M3), a voltage (V_1) higher than said second supply voltage (V_{DD}) plus the threshold voltage (V_{TH}) of said first transistor (M3), said photodiode (PD) and said storage means (C1) being coupled to each other via said coupling means (M2);

b) an exposure step of determined duration (ΔT), consisting in applying to the gate terminal of said first transistor (M3) a voltage (V_2) lower than or equal to said second supply voltage (V_{DD}), but higher than said first supply voltage (V_{SS}) plus the threshold voltage (V_{TH}) of said first transistor (M3), said photodiode (PD) and said storage means (C1) being coupled to each other;

c) a storage step consisting in uncoupling said photodiode (PD) and said storage means (C1) and applying a voltage to the gate terminal of the first transistor (M3) so that said transistor is non-conductive, said measuring signal being then stored on said memory node (B); and

d) a read step consisting in reading said measuring signal stored on said memory node (B).

25. Method according to claim 10, characterised in that said coupling means is a MOS coupling transistor (M2) including gate, source and drain terminals, said source and drain terminals of this coupling transistor (M2) being respectively connected to said photodiode (PD) and said memory node (B),

30. and in that the gate terminal of said coupling transistor (M2) is kept, at least during the initialisation step a) and exposure step b), at a lower voltage (V_{INT}) than the voltage (V_2) applied to the gate terminal of said first transistor (M3) during the exposure step.

35. Method according to any of claims 9 to 11, characterised in that each pixel (50) further includes a second MOS transistor (M1) including gate, source and drain terminals, the source and drain terminals of said second transistor (M1) being

respectively connected to said photodiode (PD) and to said second supply voltage (V_{DD}),

and in that during said read step, a voltage is applied to the gate terminal of the second transistor (M1) such that the charge carriers produced by said photodiode 5 (PD) are drained via this second transistor (M1).

13. Method according to claim 8, characterised in that each pixel (50) further includes a second MOS transistor (M1) including gate, source and drain terminals, the source and drain terminals of said second transistor (M1) being respectively connected to said photodiode (PD) and to a third supply voltage (V_{BIAS}) higher than 10 said second supply voltage (V_{DD}),

and in that the said first transistor (M3) is connected in a resistor configuration by connecting its gate terminal to said second supply voltage (V_{DD}), the method including the following steps:

a) an initialisation step consisting in coupling said photodiode (PD) and said 15 storage means (C1) via said coupling means (M2) and in making said second transistor (M1) conductive to initialise the source terminal of said first transistor (M3) at a determined initialisation voltage higher than said second supply voltage (V_{DD});

b) an exposure step of determined duration (ΔT), consisting in making said 20 second transistor (M1) non conductive and in keeping said photodiode (PD) and said storage means (C1) coupled;

c) a storage step consisting in uncoupling said photodiode (PD) and said storage means (C1) and in keeping said second transistor (M1) in the non conductive state and in making said first transistor (M3) non-conductive, said measuring signal then being stored on said memory node (B); and

25 d) a read step consisting in reading said measuring signal stored on said memory node (B).

14. Method according to any of claims 2 to 10 or 13, characterised in that said MOS transistor (M2) includes gate, source and drain terminals, said source and drain terminals of said transistor (M2) being respectively connected to said photodiode 30 (PD) and to said memory node (B).

15. CMOS image sensor including a plurality of pixels (50), each of said pixels (50) including a photo-sensor element (PD) producing charge carriers in proportion to its illumination and storage means (C1) capable of being coupled to and uncoupled from said photo-sensor element (PD) at a determined instant in order to 35 store, on said storage means (C1), a measuring signal representative of said charge carriers produced by said photo-sensor element (PD) during an exposure period,

each pixel including at least one MOS transistor (M1, M3) connected in series via its drain or source terminals to said photo-sensor element (PD),

characterised in that said MOS transistor (M1; M3) is configured such that it operates at least partially in weak inversion so that, during said exposure phase of 5 said photo-sensor element (PD), the pixel (50) has a logarithmic response for illumination levels higher than a determined illumination level.

16. Image sensor according to claim 15 wherein each pixel (50) includes:

- a reverse biased photodiode (PD) forming said photo-sensor element;
- coupling means (M2) including first and second terminals for coupling and 10 uncoupling said photodiode (PD) and said storage means (C1); and
 - at least a first MOS transistor (M1) including gate, source and drain terminals, said photodiode (PD) being connected, on the one hand, to a first supply voltage (V_{ss}) and, on the other hand, to the first terminal of said coupling means (M2), the drain terminal of said first transistor (M1; M3) being connected to a second supply 15 voltage (V_{DD}), the second terminal of said coupling means (M2) being connected to said memory node (B) of the storage means (C1), and the source terminal of said first transistor (M1; M3) being connected to said first or second terminal of said coupling means (M2);

characterised in that said first transistor (M1; M3) is configured to operate at 20 least partially in weak inversion.

17. Image sensor according to claim 16, characterised in that said sensor includes means for switching the gate voltage of said first transistor (M1; M3) between first (V_1) and second (V_2) voltages respectively higher than said second supply voltage (V_{DD}) plus the threshold voltage (V_{TH}) of said first transistor (M1; M3) and lower than or 25 equal to said second supply voltage (V_{DD}) but higher than said first supply voltage (V_{ss}) plus the threshold voltage (V_{TH}) of said first transistor (M1; M3).

18. Image sensor according to claim 16, characterised in that each pixel (50) further includes a second MOS transistor (M3; M1) including gate, source and drain terminals, the drain and source terminals of said second transistor (M3; M1) being 30 respectively connected to said first or second terminal of said coupling means (M2) and to a third supply voltage (V_{BIAS}) higher than said second supply voltage (V_{DD}), said second transistor (M3; M1) forming initialisation means for initialising the source terminal of said first transistor (M1; M3) at a determined voltage higher than said second supply voltage (V_{DD}).

35 19. Image sensor according to any of claims 15 to 18, characterised in that the photodiode (PD) is formed in an n-well and in that said transistors (M1 to M3; M1 to M5) are n-MOS transistors.

20. Image sensor according to any of claims 15 to 19, characterised in that said storage means (C1) are formed of a capacitor protected from light by a metal layer.

Fig.1




Fig.2a




Fig.2b




Fig.3




Fig.4




Fig.5a




Fig.5b




Fig.5c




Fig.6a




Fig.6b




Fig.7a




Fig. 7b




Fig.8a




Fig.8b





Fig.9a






Fig.9b